Ulster University Logo

Browse by Ulster Authors and Editors

Up a level
Export as [feed] RSS
Group by: Date | Item Type | No Grouping
Jump to: 2011 | 2009 | 2008 | 2006 | 2002
Number of items: 7.


Ghani, Arfan, McDaid, LJ, Belatreche, Ammar, Kelly, Peter, Hall, Steve, Dowrick, Tom, Huang, Shou, Marsland, John and Smith, Andy (2011) Evaluating the Training Dynamics of a CMOS based Synapse. In: IEEE 2011 International Joint Conference on Neural Networks (IJCNN), San Jose, California, USA. IEEE. 8 pp. [Conference contribution]


Beiu, V, Madappuram, BAM, Kelly, Peter and McDaid, Liam (2009) On Two-layer Hierarchical Networks: How Does the Brain Do This? In: International ICST Conference on Nano-Networks (Nano-Net'09) Luzern, Switzerland. UNSPECIFIED. 10 pp. [Conference contribution]

Kelly, Peter, Tuffy, Fergal, Beiu, V and McDaid, Liam (2009) Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture based on Quantum Devices. In: International ICST Conference on Nano-Networks (Nano-Net'09) Luzern, Switzerland. UNSPECIFIED. 8 pp. [Conference contribution]


Yajie Chen, Yajie, Hall, Steve, McDaid, Liam, Buiu, Octavian and Kelly, Peter (2008) A Solid-State Neuron for Spiking Neural Network Implementation. Engineering Letters, 16 (1). pp. 83-89. [Journal article]


Tuffy, F, McDaid, LJ, Kwan, VW, Alderman, J, McGinnity, TM, Kelly, PM and Santos, JA (2006) Inter-Neuron Communications for Large-Scale Neural Networks using Capacitive Coupling. In: IEEE International Joint Conference on Neural Networks, Vacouver, Canada. IEEE. 6 pp. [Conference contribution]

Tuffy, Fergal, McDaid, Liam, McGinnity, Martin, Santos, Jose, Kelly, Peter, Kwan, Vunfu Wong and Alderman, John (2006) A Time Multiplexing Architecture for Inter-neuron Communications. In: 16th International Conference on Artificial Neural Networks - ICANN 2006, Athens, Greece. Springer Berlin Heidelberg. Vol 4131 8 pp. [Conference contribution]


Kelly, Peter, Thompson, C.J., McGinnity, TM and Maguire, Liam (2002) Investigation of Programmable Threshold Logic Gate Array. In: IEEE 9th International Conference on Electronics, Circuits and Systems, 2002.. UNSPECIFIED. 4 pp. [Conference contribution]

This list was generated on Fri Sep 20 01:42:14 2019 BST.